

## Registers

Register	Description
R0	16 bit, General Purpose
R1	16 bit, General Purpose
R2	16 bit, General Purpose
R3	16 bit, General Purpose
R4	16 bit, General Purpose
R5	16 bit, General Purpose
R6	16 bit, General Purpose
R7	16 bit, General Purpose
R8	16 bit, General Purpose
SP	16 bit, Stack Pointer
PC	16 bit, Program Pointer
SR I V S C Z	8 bit, Status Register

All general purpose registers are 16 bit long. ALU operations are 16 bit. 8 bit operations are not natively supported except for extended loads and truncated stores.

## Opcode Summary

	Encoding							Description	
T1	1	1	op		k kkkk		Rs	Rd	Load/store with immediate offset
T2	1	0	op		aa aaaa aaaa				Conditional branch
T3	0	1	1	o	aaaa aaaa aaaa				Relative Call/Jump
T4	0	1	0	op	kkkk kkkk			Rd	Move, Compare, Add, Subtract immediate
T5	0	0	1	op	Rn	Rs	Rd	Three register ALU operation, Load/store with register offset	
T6	0	0	0	1	o	kkkk kkkk		Rd	SP relative load/store
	0	0	0	0	1	kkkk kkkk		Rd	PC relative load
T7	0	0	0	0	0	1	op	kkkk kkkk	
T8	0	0	0	0	0	0	1	1	op x Rd
T9	0	0	0	0	0	0	1	0	x op x x x
T10	0	0	0	0	0	0	op	Rs	Rd
								Two register Move, Compare, ALU operation	

## Instructions Summary

	Encoding	Machine Name	Assembly Instruction	Description
Load/store with immediate offset				
T1	00x	mov16mr	ld.w [#K, Rs], Rd	Load contents of word aligned memory address K+Rs into Rd
	010	movz8mr	ld.zb [#K, Rs], Rd	Load zero-extended contents of byte memory address K+Rs into Rd
	011	movs8mr	ld.sb [#K, Rs], Rd	Load sign-extended contents of byte memory address K+Rs into Rd
	10x	mov16rm	st.w Rd, [#K, Rs]	Store Rd in word aligned memory address K+Rs
	11x	mov8rm	st.b Rd, [#K, Rs]	Store lower byte of Rd in byte memory address K+Rs
Conditional branch				
T2	0000	blt	blt label	Branch PC relative if S != V (signed less than)
	0001	ble	ble label	Branch PC relative if (S != V)    Z (signed less or equal)
	0010	bge	bge label	Branch PC relative if S == V (signed greater than or equal)
	0011	bgt	bgt label	Branch PC relative if (S == V) && !Z (signed greater than)
	0100	bult	bult label blo label bnc label	Branch PC relative if !C (unsigned lower) (not carry)
	0101	bule	bule label bls label	Branch PC relative if !C    Z (unsigned lower or same)
	0110	buge	buge label bhs label bc label	Branch PC relative if C (unsigned higher or same) (carry)
	0111	bugt	bugt label bhi label	Branch PC relative if C && !Z (unsigned higher)
	1000	beq	beq label bz label	Branch PC relative if Z (equal) (zero)
	1001	bne	bne label bnz label	Branch PC relative if !Z (not equal) (not zero)
	1010	bs	bs label	Branch PC relative if N (negative)
	1011	bns	bv label	Branch PC relative if V (overflow)
	1100	-	-	-
	1101	-	-	-
	1110	-	-	-
	1111	-	-	-
Relative Call/Jump				
T3	0	jmprel	jmp label	PC relative unconditional branch
	1	callrel	call label	PC relative subroutine call
Move, Compare, Add, Subtract immediate				
T4	00	movkr	mov #K, Rd	Copy sign-extended K into Rd
	01	cmpkr	cmp #K, Rd	Compare Rd with sign-extended K
	10	addkr	add #K, Rd	Add zero-extended K to Rd



	Encoding	Machine Name	Assembly Instruction	Description
	110x	mov16ra	st.w Rd, [#A]	Store Rd in word aligned memory address A (A is in next instruction word)
	111x	mov8ra	st.b Rd, [#A]	Store lower byte of Rd in byte memory address A (A is in next instruction word)
<b>Zero Operand Instructions</b>				
T9	000	ret	ret	Return from subroutine
	001	reti	reti	Return from interrupt
	010	dint	dint	Disable interrupts
	011	eint	eint	Enable interrupts
<b>Two register Move, Compare, ALU operation</b>				
T10	000	movrr	mov Rs, Rd	Copy Rs.w to Rd.w
	001	cmprr	cmp Rs, Rd	compare Rd.w with Rs and set flags
	010	zext	zext Rs, Rd	Zero extend Rs low byte into Rd
	011	sext	sext Rs, Rd	Sign extend Rs low byte into Rd
	100	lsr	lsr Rs, Rd	1 bit shift right of Rs into Rd and update flags
	101	lsl	lsl Rs, Rd	1 bit shift left of Rs into Rd update flags
	110	asr	asr Rs, Rd	1 bit signed shift right of Rs into Rd and update flags
	111	swapb	swapb Rs, Rd	Moves the swapped bytes of Rs into Rd