Registers

| Register | Description |
| :---: | :--- |
| R0 | 16 bit, General Purpose |
| R1 | 16 bit, General Purpose |
| R2 | 16 bit, General Purpose |
| R3 | 16 bit, General Purpose |
| R4 | 16 bit, General Purpose |
| R5 | 16 bit, General Purpose |
| R6 | 16 bit, General Purpose |
| R7 | 16 bit, General Purpose |
| R8 | 16 bit, General Purpose |
| SP | 16 bit, Stack Pointer |
| PC | 16 bit, Program Pointer |
| SR | Status Register |
| I S C Z Arithmetic Status Register |  |
| ASR |  |
| C Z |  |

## Condition Codes Summary

| Encoding | Machine <br> Name | Alt <br> Names | SR Flags |  |
| :---: | :---: | :---: | :---: | :--- |
| 000 | eq | z | Z | Description |
| 001 | ne | nz | !Z | Not equal. Not zero than. Zero |
| 010 | uge | hs, c | C | Unsigned greater than or equal. Carry |
| 011 | ult | lo, nc | !C | Unsigned less than. Not carry |
| 100 | lt | - | S != V | Signed less than |
| 101 | ge | - | S == V | Signed greater than or equal |
| 110 | ugt | hi | C\& !Z | Unsigned greater than |
| 111 | gt | - | (S == V) \&\& !Z | Signed greater than |
| - | ule | ls | !C II Z | Unsigned less than or equal <br> Implemented as the opposite of ugt |
| - | le | - | (S != V) II Z | Signed less than or equal <br> Implemented as the opposite of gt |

## Opcode Summary, by opcode number



## Opcode Summary, by instruction pattern



## Instructions Summary

|  | Encoding | Machine Name | Assembly Instruction | Description |
| :---: | :---: | :---: | :---: | :---: |
| Relative Call/Jump |  |  |  |  |
| T1 | 0 | jmprel | jmp Label | PC relative unconditional branch to Label |
|  | 1 | callrel | call Label | PC relative subroutine call to Label |
| Conditional branch |  |  |  |  |
| T2 | \%cc | b\%cc | b\%cc Label | Branch PC relative to Label if \%cc matches SR flags, otherwise proceed with the next instruction |
| Conditional set |  |  |  |  |
| T3 | \%cc | set\%cc | set\%cc Rd | Move 1 to Rd if \%cc matches SR flags, otherwise move 0 to Rd |
| Conditional select |  |  |  |  |
| T4 | \%cc | sel\%cc | sel\%cc Rn, Rs, Rd | Copy Rn to Rd if \%cc matches SR flags, otherwise copy Rs to Rd |
| Three register ALU operation |  |  |  |  |
| T5 | 0000 | addrrr | add Rn , Rs, Rd | $R d=R n+R s$, update ASR |
|  | 0001 | adcrrr | addc Rn, Rs, Rd | $R d=R n+(R s+C)$, update ASR |
|  | 0010 | subrrr | sub Rn, Rs, Rd | $\mathrm{Rd}=\mathrm{Rn}-\mathrm{Rs}$, update ASR |
|  | 0011 | subcrrr | subc Rn, Rs, Rd | $R d=R n-(R s+!C)$, update ASR |
|  | 0100 | orrrr | or Rn, Rs, Rd | $\mathrm{Rd}=\mathrm{Rn} \mid \mathrm{Rs}$, update ASR |
|  | 0101 | andrre | and Rn , Rs, Rd | $\mathrm{Rd}=\mathrm{Rn}$ \& Rs, update ASR |
|  | 0110 | xorrrr | xor Rn , Rs, Rd | $\mathrm{Rd}=\mathrm{Rn} \wedge \mathrm{Rs}$, update ASR |
|  | 0111 | - | - | Reserved |
| Load/store with register offset |  |  |  |  |
| T5 | 100x | mov16nr | ld.w [Rn, Rs], Rd | Load contents of word aligned memory address Rn+Rs into Rd |
|  | 1010 | mov8znr | ld. zb [Rn, Rs], Rd | Load zero-extended contents of byte memory address Rn+Rs into Rd |
|  | 1011 | mov8snr | ld.sb [Rn, Rs], Rd | Load sign-extended contents of byte memory address Rn+Rs into Rd |
|  | 110x | mov16rn | st.w Rd, [Rn, Rs] | Store Rd in word aligned memory address Rn+Rs |
|  | 111x | mov8rn | st.b Rd, [Rn, Rs] | Store byte truncated Rd in byte memory address Rn+Rs |
| Load/store with immediate offset |  |  |  |  |
| T6 | 00 | mov16mr | ld.w [Rn, K], Rd | Load contents of word aligned memory address Rn+zext(K) into Rd. |
|  | 01 | movs8mr | ld.sb [Rn, K], Rd | Load sign-extended contents of byte memory address Rn+zext(K) into Rd |
|  | 10 | mov16rm | st.w Rd, [Rn, K] | Store Rd in word aligned memory address Rn+zext(K) |
|  | 11 | mov8rm | st.b Rd, [Rn, K] | Store byte truncated Rd in byte memory address Rn+zext(K) |
| Move, Compare, Add, Subtract immediate |  |  |  |  |
| T7 | 00 | movkr | mov K, Rd | Copy sign-extended K into Rd |
|  | 01 | cmpkr | cmp Rd, K | Compare Rd with sign-extended K and update SR flags |
|  | 10 | addkr | add Rd, K, Rd | Add zero-extended K to Rd and store result in Rd , update ASR |
|  | 11 | subkr | sub Rd, K, Rd | Subtract zero-extended K from Rd and store in Rd, update ASR |


|  | Encoding | Machine Name | Assembly Instruction | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP relative load/store |  |  |  |  |
| T8 | 00 | mov16qr | ld.w [SP, K], Rd | Load the contents of stack memory address SP+zext(K) into Rd |
|  | 01 | movs8qr | ld.sb [SP, K], Rd | Load the sign-extended contents of byte memory address SP+zext(K) into Rd |
|  | 10 | mov16rq | st.w Rd, [SP, K] | Store Rd in stack memory address SP+zext(K) |
|  | 11 | mov8rq | st.b Rd, [SP, K] | Store the lower byte of Rd in byte memory address SP+zext(K) |
| Add/Subtract offset to SP |  |  |  |  |
| T9 | 0 | addks | add SP, K, SP | Add zero-extended K to SP, update ASR |
|  | 1 | subks | sub SP, K, SP | Subtract zero-extended K from SP, update ASR |
|  | - | - | - | - |
| Push/Pop, move SP Register, add SP Register, Branch/Call indirect |  |  |  |  |
| T10 | 00000 | push | push Rd | Decrement SP and store Rd onto the stack |
|  | 00100 | pop | pop Rd | Load Rd from the stack and increment SP |
|  | 01000 | movsr | mov SP, Rd | Copy SP into Rd |
|  | 01100 | movrs | mov Rd, SP | Copy Rd into SP |
|  | 10000 | addrs | add SP, Rd, SP | $S P=R d+S P$, update ASR |
|  | 10100 | addsr | add Rd, SP, Rd | $\mathrm{Rd}=\mathrm{SP}+\mathrm{Rd}$, update ASR |
|  | 11000 | jmpreg | jmp Rd | Jump to Rd |
|  | 11100 | callreg | call Rd | Subroutine call to Rd |
| Move Immediate, Load/store with absolute address |  |  |  |  |
| T10 | 00001 | movKr | mov.w K, Rd |  |
|  | - | K |  | Copy K into Rd (K is in the next instruction word) |
|  | 00101 | mov16ar A | ld.w [A], Rd | Load contents of word aligned memory address A into Rd (A is in the next instruction word) |
|  | 01001 - | mov8zar A | ld.zb [A], Rd | Load zero-extended contents of byte memory address $A$ into Rd (A is in the next instruction word) |
|  | 01101 | mov8sar A | ld.sb [A], Rd | Load sign-extended contents of byte memory address $A$ into Rd (A is in the next instruction word) |
|  | 10001 - | mov16ra A | st.w Rd, [A] | Store Rd in word aligned memory address A (A is in the next instruction word) |
|  | 10101 - | mov8ra | st.b Rd, [A] | Store lower byte of Rd in byte memory address A (A is in the next instruction word) |
|  | 11001 | - | - | - |
|  | 11101 | - | - | - |
| One Register ALU Operation |  |  |  |  |
| T10 | 00010 | lsr | lsr Rd | 1 bit shift right of Rd, update ASR |
|  | 00110 | lsl | lsl Rd | 1 bit shift left of Rd, update ASR |
|  | 01010 | asr | asr Rd | 1 bit signed shift right of Rd, update ASR |
|  | 01110 | lsrc | lsrc Rd | 1 bit shift right of Rd through carry, update ASR |
|  | 10010 | lslc | lslc Rd | 1 bit shift left of Rd through carry, update ASR |
|  | 10110 | - | - | - |
|  | 11010 | - | - | - |


|  | Encoding | Machine Name | Assembly Instruction | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | 11110 | - | - | - |
| Zero Operand Instructions |  |  |  |  |
| T11 | 00000 | ret | ret | Return from subroutine |
|  | 00100 | reti | reti | Return from interrupt |
|  | 01000 | dint | dint | Disable interrups |
|  | 01100 | eint | eint | Enable interrupts |
|  | 10000 |  |  |  |
|  | 10100 |  |  |  |
|  | 11000 |  |  |  |
|  | 11100 |  |  |  |
| Two register Move, Compare, ALU operation |  |  |  |  |
| T12 | 000 | movrr | mov Rs, Rd | Copy Rs to Rd |
|  | 001 | cmprr | cmp Rs, Rd | Compare Rd with Rs and update SR flags |
|  | 010 | zext | zext Rs, Rd | Move zero-extended Rs low byte to Rd |
|  | 011 | sext | sext Rs, Rd | Move sign-extended Rs low byte to Rd |
|  | 100 | swapb | swapb Rs, Rd | Move the swapped bytes of Rs to Rd |
|  | 101 | - | - | - |
|  | 110 | - | - | - |
|  | 111 | - | - | - |

