View unanswered posts | View active topics It is currently Fri Mar 29, 2024 12:47 pm



Reply to topic  [ 1 post ] 
 Two Forth(ish) CPUs on FPGA 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1780
We don't yet seem to have had a mention of these two:

- The J1 Forth CPU by James Bowman, which powers the gameduino. Just 200 lines of verilog.
http://www.excamera.com/sphinx/fpga-j1.html links to a PDF.
Image

- The Kestrel-2 CPU and SBC by Samuel Falvo - a stack-based Minimal Instruction Set CPU with an as yet unconsolidated web presence. Try these:
http://www.forth.org/svfig/kk/11-2013-Falvo.txt
https://bitbucket.org/kc5tja/kestrel
https://github.com/sam-falvo/kestrel/tr ... S16X4A/doc
http://sam-falvo.github.io/kestrel/

I see more Forth cores are listed and linked at http://www.forth.org/cores.html


Tue Apr 22, 2014 9:03 pm
Profile
Display posts from previous:  Sort by  
Reply to topic   [ 1 post ] 

Who is online

Users browsing this forum: No registered users and 3 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
cron
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software