View unanswered posts | View active topics It is currently Thu Mar 28, 2024 10:52 pm



Reply to topic  [ 1 post ] 
 YAFC - Yet Another Forth Core (VHDL) 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1780
Just found this, a recent Forth core by Tim Wawrzynczak:
https://github.com/inforichland/yafc
which cites as influences
J1
F16
C18

Quote:
Specs

100 MHz 16-bit dual stack processor.
Supports a generous subset of Forth primitives.
32-word deep data stack, 32-word deep return stack
Supports single-cycle execution of nearly all opcodes (exceptions are jumps, branches, calling a word, or returning from a word). The overhead of calling a word (subroutine) is only 2 extra cycles, and with a 32 word deep return stack, highly factored code is encouraged.
Serial (RS-232) bootloader, is the default program loaded into the onboard SRAM. There is an accompanying Python script which can send an Xilinx-style memory initialization file over your computer's UART to the running YAFC core, and then it will run that program until it is reset or turned off (several examples included).
An assembler, written in Python. Note that programs are written as Python programs, and should be bootloaded into the core, after assembly. Also note that this file is a giant hack; in my defense, it was just something to get me going ASAP when I was ready to run programs in the core.
8K of Program / Memory space, and 8K of I/O space.
UART and GPIO are the only (admittedly very simple) peripherals implemented as of yet.


Thu Aug 14, 2014 9:22 am
Profile
Display posts from previous:  Sort by  
Reply to topic   [ 1 post ] 

Who is online

Users browsing this forum: AhrefsBot and 3 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
cron
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software