View unanswered posts | View active topics It is currently Wed Sep 18, 2019 5:46 pm



Reply to topic  [ 1 post ] 
 RISC-V and the Sodor Processor Collection 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1256
The people at http://www.lowrisc.org/ are designing an open source System on Chip using a RISC-V CPU - which is of course also an open-source design. The Sodor collection is a set of implementations of the RISC-V architecture:

Quote:
This repo has been put together to demonstrate a number of simple RISC-V integer pipelines written in Chisel:
1-stage (essentially an ISA simulator)
2-stage (demonstrates pipelining in Chisel)
3-stage (uses sequential memory)
5-stage (can toggle between fully bypassed or fully interlocked)
"bus"-based micro-coded implementation


Image


Tue Sep 02, 2014 11:44 am
Profile
Display posts from previous:  Sort by  
Reply to topic   [ 1 post ] 

Who is online

Users browsing this forum: No registered users and 3 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
cron
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software