AnyCPU
http://anycpu.org/forum/

A RISC-V design for FPGA, with SoC & OS, and in a novel HDL
http://anycpu.org/forum/viewtopic.php?f=23&t=420
Page 1 of 1

Author:  BigEd [ Fri Jul 21, 2017 8:57 pm ]
Post subject:  A RISC-V design for FPGA, with SoC & OS, and in a novel HDL

.
"A FPGA friendly 32 bit RISC-V CPU implementation" by Charles Pappon
https://github.com/SpinalHDL/VexRiscv
Quote:
  • RV32IM instruction set
  • Pipelined on 5 stages (Fetch, Decode, Execute, Memory, WriteBack)
  • 1.16 DMIPS/Mhz when all features are enabled
  • Optimized for FPGA
  • Optional MUL/DIV extension
  • Optional instruction and data caches
  • Optional MMU
  • Optional debug extension allowing GDB debugging via an openOCD JTAG connection

(As it's a RISC-V, there's a GCC already.)

Real time OS:
https://github.com/Dolu1990/FreeRTOS-RISCV

Novel HDL:
https://github.com/SpinalHDL/SpinalHDL
Quote:
SpinalHDL is a programming language to describe digital hardware and then generate the corresponding VHDL/Verilog file.
  • No more endless wiring. Create and connect complex buses like AXI in one line.
  • Reduce code size by a high factor, especially for wiring. Allowing you to have a better visibility, more productivity and fewer headaches.
  • Free and user friendly IDE.

Author:  BigEd [ Sat Jul 22, 2017 4:44 pm ]
Post subject:  Re: A RISC-V design for FPGA, with SoC & OS, and in a novel

Another open free RISC-V implementation: PULPino.
http://www.pulp-platform.org/

Via the comments on a Hackaday article on homebrew CPUs.

Page 1 of 1 All times are UTC
Powered by phpBB® Forum Software © phpBB Group
http://www.phpbb.com/