View unanswered posts | View active topics It is currently Sun Aug 18, 2019 8:53 am



Reply to topic  [ 6 posts ] 
 Linux-capable quad-core RISC-V chip - SiFive's Freedom U500 
Author Message
Online

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1224
.
From the latest RISC-V workshop proceedings, SiFive described their upcoming SoC (which includes a 'ChipLink' to your FPGA design.) There's a small housekeeping core and four high performance cores, each with L1 cache, and a shared L2. The cores run at 1.5GHz.

See the PDF here.

What surprised me most was the amount of chip area dedicated to the DDR interface:
Attachment:
SiFive-Freedom-U500-RISC-V.png
SiFive-Freedom-U500-RISC-V.png [ 712.11 KiB | Viewed 4218 times ]


Quoted Performance:
    • 1.7 DMIPS/MHz
    • 2.75 CoreMark/MHz

Of course it doesn't have to run Linux, but that you can is an indication of the CPU capabilities.


Tue Dec 19, 2017 8:07 pm
Profile

Joined: Mon Dec 11, 2017 9:44 am
Posts: 1
Color me impressed. I hope this project becomes a great success. How much is this going to cost?


Wed Dec 20, 2017 3:51 pm
Profile

Joined: Sat Oct 28, 2017 12:16 am
Posts: 7
The video for that presentation: https://www.youtube.com/watch?v=Mp6znwaZ5xo

Also, one of my favourites from the same conference so far: The Maxion supercomputer-on-a-chip, presented by industry veteran Dave Ditzel (Sun/SPARC, Transmeta/Crusoe). 4000 RISC-V cores, designed for a 7nm process. https://www.youtube.com/watch?v=f-b4QOzMyfU


Wed Dec 20, 2017 6:17 pm
Profile
Online

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1224
Thanks for the links. A couple of useful summaries of the two days:
http://www.lowrisc.org/blog/2017/11/sev ... p-day-one/
http://www.lowrisc.org/blog/2017/11/sev ... p-day-two/


Wed Dec 20, 2017 8:58 pm
Profile
Online

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1224
.
Making this into something of a RISC-V thread... this talk is a good one for seeing the interaction of micro architecture and physical design. Those ten port register files are not going to place and route themselves.

BOOM v2: An Open Source Out Of Order RISC V Core [video]


Thu Dec 21, 2017 7:29 pm
Profile

Joined: Sat Feb 02, 2013 9:40 am
Posts: 918
Location: Canada
I'm tempted to try and learn CHISEL now. I'm wondering how it would compare to a straight vhdl or Verilog coding. It sounds like it does a lot of the work of connecting things. There seems to be a lot of LOC to BOOM though. 16,000 LOC, I think I'm sitting at < 10,000 Verilog for my own. The LOC has to be manageable for the size of the project.

Quote:
Those ten port register files are not going to place and route themselves.
I'm guessing two write, and four pairs of read ports. It looks like it wasn't using an sram template of any sort.

All the videos look like a move to popularize RiSC-V. The pundit's say RiSC-V, but I prefer my own cores.

_________________
Robert Finch http://www.finitron.ca


Fri Dec 22, 2017 6:34 am
Profile WWW
Display posts from previous:  Sort by  
Reply to topic   [ 6 posts ] 

Who is online

Users browsing this forum: No registered users and 1 guest


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
cron
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software