AnyCPU http://anycpu.org/forum/ |
|
High level synthesis: CPU+Verilog Accelerators on FPGA http://anycpu.org/forum/viewtopic.php?f=3&t=467 |
Page 1 of 1 |
Author: | BigEd [ Mon Oct 09, 2017 12:05 pm ] |
Post subject: | High level synthesis: CPU+Verilog Accelerators on FPGA |
. People here might be interested in this thread over on the myStorm forums (which presently focus on the BlackICE FPGA board) Exploring High-Level Synthesis on ICE40 Quote: The demo I'm presenting here consists of the following: A simple, reasonably fast 6-stage RISC CPU (around 2500LCs in total), it's retiring 1 instruction per clock cycle unless stalled by an extended instruction (no memory stalls, no interrupts, etc.). This CPU core is designed to be a minion CPU in an SoC controlled by another, more general purpose CPU, but obviously on ICE40 8k we only have space for one CPU anyway. A monochrome 640x480 VGA An infrastructure for adding extended instructions to the RISC CPU An optional UART (not used in the demo) A small 2-port RAM implemented on ICE40 block RAMs, used for both code and data A very simple extensible C-like language compiler, with an SSA-based optimisation middle-layer and multiple CPU backends. This language allows to inline Verilog into C the same way as one would inline an assembly. There is a demo program displaying a monochrome Mandelbrot set (computed in fixed point). |
Page 1 of 1 | All times are UTC |
Powered by phpBB® Forum Software © phpBB Group http://www.phpbb.com/ |