Last visit was: Wed Jan 27, 2021 9:23 am
It is currently Wed Jan 27, 2021 9:23 am



 [ 16 posts ]  Go to page Previous  1, 2
 Scaled-index addressing mode 
Author Message

Joined: Mon Oct 07, 2019 2:41 am
Posts: 202
On may latest TTL cpu (8.16.32 bits) I have a free opcode slot, so I made that a prescaled addition
axw a + (efa) << 1 -- add index word
axh a + (efa) << 2 -- add index half (short)
OPCODES: SUB ADD AND OR XOR (ADD INDEX) LD ST
SIZE: BYTE(UNSIGNED)(8) SHORT(16) WORD(32)
ADRESSING MODES 0..6 INDEXED 7 immedate(PC)
if I limit myself to 1 meg adressing, all instructions are 1 world long
except immediate long, witch is two words.


Wed Mar 25, 2020 11:28 pm
 [ 16 posts ]  Go to page Previous  1, 2

Who is online

Users browsing this forum: No registered users and 0 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software