Last visit was: Thu Mar 23, 2023 5:42 am
It is currently Thu Mar 23, 2023 5:42 am

 [ 3 posts ] 
 Simulating the Gigatron TTL Computer in a Logic Simulator. 
Author Message

Joined: Mon Aug 14, 2017 8:23 am
Posts: 157
The Gigatron TTL Computer is an 8-bit Harvard architecture cpu built from about 40 TTL ICs plus a modern 64K x 16-bit ROM and a 32K x 8 RAM.

I have owned a Gigatron for a few years, but only just got around to transcribing it's schematic into a Logic Simulator.

I have placed a copy of my Gigatron simulation on my Github repository. It is a close copy of Marcel van Kervink's original design, but substitutes some components, for some more "bus friendly" devices.

I use H. Neemann's "Digital" simulator - which is a follow-on from the original "Logisim" that is no longer supported.

You can download "Digital" from H. Neemann's Github repository:

I have created a comprehensive "Front Panel" which allows the user to monitor the various address and data buses, the principal registers and the various control signals.

Whilst the original Gigatron was designed to produce colour VGA graphics and sound - this simulation is intended as a simplified version, to explore the architecture and instruction set.

Wed Aug 04, 2021 2:16 pm

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1745
Very nice... but I think we should include your picture:

Wed Aug 04, 2021 3:52 pm

Joined: Sat Sep 03, 2022 3:04 am
Posts: 31
By coincidence, I offer a ripple-free way to compare EQ,LT,GT per Gigatron's jump mode bits.
Also simulated in "Digital" because it handles pass-through logic.

Sun Sep 04, 2022 12:37 am
 [ 3 posts ] 

Who is online

Users browsing this forum: CCBot and 0 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software