Last visit was: Fri Jun 02, 2023 8:47 am
It is currently Fri Jun 02, 2023 8:47 am

 [ 1 post ] 
 A dual-ISA RISC - MIPS or RISC-V options 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1754
This looked interesting:
f32c is a retargetable, scalar, pipelined, 32-bit processor core which can execute subsets of either RISC-V or MIPS instruction sets. It is implemented in parametrized VHDL which permits synthesis with different area / speed tradeoffs, and includes a branch predictor, exception handling control block, and optional direct-mapped caches. The RTL code also includes SoC modules such as a multi-port SDRAM and SRAM controllers, video framebuffers with composite (PAL), HDMI, DVI and VGA outputs with simple 2D acceleration for sprites and windows, floating point vector processor, SPI, UART, PCM audio, GPIO, PWM outputs and a timer, as well as glue logic tailored for numerous popular FPGA development boards from various manufacturers.

An interesting note on size and speed of this RISC vs a 486 SoC:
fastest CPU core I have ever run on my board was F32C (MIPS/RISCV compatible)... At a guess, I estimate that I could possibly fit four such cores, each running @ 100MHz+ on my board and still have room for peripheral or other modules.

ao486 [runs at 36MHz] is too big to fit inside the ECP5 of my Ohm board AFAICT. From what I've read it is not an optimal x86 solution, but it is the first open and complete 32-bit x86 core for FPGA use.
From the opensource flea-ohm FPGA board project discussion.

Thu Mar 22, 2018 7:37 am
 [ 1 post ] 

Who is online

Users browsing this forum: CCBot and 0 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software