|
|
|
Page 1 of 1
|
[ 2 posts ] |
|
Author |
Message |
robfinch
Joined: Sat Feb 02, 2013 9:40 am Posts: 2095 Location: Canada
|
Spent the last couple of days working on an 68030 master card for an ISA similar bus. The design is being done in schematics. Where possible signals have the expected purpose. For example A0 to A23 are address bus bits. Some signals on the ISA bus are different. Only five IRQs are supported on the bus as IRQ acknowledge signals are present too and this takes 10 pins.
I am wondering how to handle the seven DMA channels on the bus. I am thinking since I will probably never get around to using them may be only four channels would be supported ala 68450 DMA controller. Can DMA channels be hacked together for multiple 68450s?
The card is going to have 16MB static RAM via RAM modules. The SRAM will operate using the synchronous bus capability of the 68030. I am using a FPGA module to supply the ROM which is byte wide.
_________________Robert Finch http://www.finitron.ca
|
Mon Jul 25, 2022 6:49 am |
|
|
robfinch
Joined: Sat Feb 02, 2013 9:40 am Posts: 2095 Location: Canada
|
Schematics so far. Attachment:
File comment: ISA68030 schematics
ISA68030.pdf [509.65 KiB]
Downloaded 117 times
_________________Robert Finch http://www.finitron.ca
|
Mon Jul 25, 2022 9:34 am |
|
|
|
Page 1 of 1
|
[ 2 posts ] |
|
Who is online |
Users browsing this forum: AhrefsBot and 6 guests |
|
You cannot post new topics in this forum You cannot reply to topics in this forum You cannot edit your posts in this forum You cannot delete your posts in this forum You cannot post attachments in this forum
|
|