Last visit was: Sat Jul 31, 2021 5:45 am
It is currently Sat Jul 31, 2021 5:45 am



 [ 1 post ] 
 GRVI Phalanx - 500 very small RISC-V CPUs on an FPGA 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1626
From Hacker News:
Quote:
Jan Gray stuffed 400 RISC-V cores into a Xilinx Kintex UltraScale KU040 FPGA
http://fpga.org/grvi-phalanx/


Slides: http://fpga.org/wp-content/uploads/2016 ... rkshop.pdf
Web: http://fpga.org/grvi-phalanx/
Quote:
GRVI is an FPGA-efficient RISC-V RV32I soft processor core, hand technology mapped and floorplanned for best performance/area as a processing element (PE) in a parallel processor. GRVI implements a 2 or 3 stage single issue pipeline, typically consumes 320 6-LUTS in a Xilinx UltraScale FPGA, and currently runs at 300-375 MHz in a Kintex UltraScale

Quote:
GRVI (“Groovy”)
Gray Research RISC-V RV*I
• Purpose: efficient parallel processing element.
• Scalar, 2-3 stage pipeline RV32I+- + MUL/Hopt
– 300-375 MHz (KU-2), 1.3-1.6? CPI
– ~320 6-LUTs
– ~1 “MIPS”/LUT


It's not quite a conformant RISC-V - some bits missing, some extra. But 320 LUTs is pretty good.

Attachment:
Compute-Cluster.png

Attachment:
Torus-Network-On-Chip.png


You do not have the required permissions to view the files attached to this post.


Thu Dec 22, 2016 10:51 am
 [ 1 post ] 

Who is online

Users browsing this forum: CCBot and 0 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software