Last visit was: Fri Jul 19, 2024 6:17 am
It is currently Fri Jul 19, 2024 6:17 am

 [ 1 post ] 
 free verilog simulator (and the learn-by-fixing CPU) 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1789
This Hackaday article might be of interest:
Simulating the learn-by-fixing CPU
(video within)

Last time I looked at a simple 16-bit RISC processor aimed at students. It needed a little help on documentation and had a missing file, but I managed to get it to simulate using a free online tool called EDA Playground. This time, I’ll take you through the code details and how to run the simulation.

I wonder if EDA Playground might not be a good way to share and experiment with (smallish) CPU designs? It seems you can share a URL which drops you right into a particular project, can run a simulation and view waveforms (although possibly with a necessary signup step)

Otherwise, for free simulation, there are open source simulators (icarus, cver, verilator, ghdl, myhdl) and free simulators (isim in the Xilinx toolchain for example)

Edit: while I'm here, I found a verilog tutorial: ... nners.html

Mon May 22, 2017 2:43 pm
 [ 1 post ] 

Who is online

Users browsing this forum: CCBot and 0 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software