Last visit was: Fri Jul 19, 2024 6:07 am
It is currently Fri Jul 19, 2024 6:07 am

 [ 1 post ] 
 High level synthesis: CPU+Verilog Accelerators on FPGA 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1789
People here might be interested in this thread over on the myStorm forums (which presently focus on the BlackICE FPGA board)
Exploring High-Level Synthesis on ICE40

The demo I'm presenting here consists of the following:

A simple, reasonably fast 6-stage RISC CPU (around 2500LCs in total), it's retiring 1 instruction per clock cycle unless stalled by an extended instruction (no memory stalls, no interrupts, etc.). This CPU core is designed to be a minion CPU in an SoC controlled by another, more general purpose CPU, but obviously on ICE40 8k we only have space for one CPU anyway.
A monochrome 640x480 VGA
An infrastructure for adding extended instructions to the RISC CPU
An optional UART (not used in the demo)
A small 2-port RAM implemented on ICE40 block RAMs, used for both code and data
A very simple extensible C-like language compiler, with an SSA-based optimisation middle-layer and multiple CPU backends. This language allows to inline Verilog into C the same way as one would inline an assembly.
There is a demo program displaying a monochrome Mandelbrot set (computed in fixed point).

Mon Oct 09, 2017 12:05 pm
 [ 1 post ] 

Who is online

Users browsing this forum: Barkrowler [bot], CCBot and 0 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software