Last visit was: Sat Jul 31, 2021 6:16 am
It is currently Sat Jul 31, 2021 6:16 am



 [ 1 post ] 
 In-browser emulators for RISC machines 
Author Message

Joined: Wed Jan 09, 2013 6:54 pm
Posts: 1626
.
I came across some teaching materials based on RISC-V, the open source architecture, which include a web-based emulation of the machine - making the CPU visible. I rather like that sort of thing, especially because everyone has a web browser and there's no barrier to just having a go. Here's the video, on YouTube:
emulsiV: A visual simulator for teaching computer architecture using the RISC-V instruction set

Here's the emulator (and here's the source)
http://tice.sea.eseo.fr/riscv/

Quote:
emulsiV is a visual simulator for Virgule, a minimal CPU core implementation based on the RISC-V architecture. This simulator is intended to be used as a tool for teaching the basics of computer architecture.

The user interface shows the structure of the datapath and animates the data transfers between functional units. The execution of a single instruction is decomposed into several steps (fetch, decode, ALU, mem/reg, PC) for educational reasons, but the intent is not to reflect a specific sequencer or pipeline implementation. In fact, we don't plan to simulate a pipeline in more detail.



As it happens, the emulsiV video also mentions similar efforts which are ARM-like or ARM-based:
http://peterhigginson.co.uk/AQA/info.html
https://www.peterhigginson.co.uk/ARMlite/docv1.php


Tue Jul 21, 2020 7:19 pm
 [ 1 post ] 

Who is online

Users browsing this forum: CCBot and 1 guest


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software