Last visit was: Fri Jul 19, 2024 6:56 am
It is currently Fri Jul 19, 2024 6:56 am


 [ 29 topics ]  Subscribe forum
Go to page 1, 2  Next
 Programmable logic 
 Topics   Author   Replies   Views   Last post 
No unread posts   Help/Critique for a design with an ATF1508 CPLD

DoctorWkt

5

17682

Thu Aug 31, 2023 10:40 pm

DoctorWkt

No unread posts   Floating Point Library

robfinch

0

22760

Tue Feb 22, 2022 3:12 am

robfinch

No unread posts   Noc - Network on chip

[ Go to pageGo to page: 1, 2 ]

robfinch

24

36414

Mon Jan 03, 2022 9:13 am

robfinch

No unread posts   Making wide(r) memory from byte-wide memory?

tingo

4

6154

Mon Dec 14, 2020 8:50 am

tingo

No unread posts   Resources for Newbie Verilog and VHDL People

DoctorWkt

13

23105

Tue Jun 16, 2020 9:33 pm

quadrant

No unread posts   clock division w/ CPLD

shoggoth

3

9473

Fri May 08, 2020 6:08 am

BigEd

No unread posts   programmer mode bug in quartus 9.0 (altera)

oldben

3

6398

Thu Dec 26, 2019 10:46 pm

oldben

No unread posts   How do I determine when SRAM is ready from a CPLD?

cbmeeks

4

9800

Sun Aug 04, 2019 5:05 am

barrym95838

No unread posts   Verilog code review for 8-bit computer

[ Go to pageGo to page: 1, 2 ]

fmahnke

18

36139

Wed Feb 20, 2019 9:25 am

BigEd

No unread posts   TOYF (Toy Forth) processor

[ Go to pageGo to page: 1 ... 4, 5, 6 ]

Hugh Aguilar

78

89044

Fri Nov 09, 2018 8:14 pm

Hugh Aguilar

No unread posts   j68 - a 68000 implemented on a forth microarchitecture

BigEd

9

28030

Fri Mar 02, 2018 6:39 pm

NorthWay

No unread posts   LiteX - an open source FPGA front end

BigEd

0

8969

Mon Oct 30, 2017 11:47 am

BigEd

No unread posts   65ISR

[ Go to pageGo to page: 1, 2, 3 ]

Hugh Aguilar

35

47736

Thu Oct 12, 2017 4:10 am

Hugh Aguilar

No unread posts   Seeking the smallest 68000 implementation...

BigEd

8

20932

Tue Sep 19, 2017 5:45 pm

BigEd

No unread posts   The ZIP cpu - a pipelined RISC

BigEd

0

8724

Mon Sep 11, 2017 2:28 pm

BigEd

No unread posts Ben Eater's SAP inspired computer implemented in VHDL

Xark

3

10611

Fri Aug 25, 2017 3:03 pm

BigEd

No unread posts   xr16 - a tiny RISC, with CPU design tutorial and SoC design

BigEd

0

8377

Mon Jul 24, 2017 12:16 pm

BigEd

No unread posts   Tactics for small and fast FPGA implementations

BigEd

2

8591

Fri Jul 14, 2017 5:11 pm

BigEd

No unread posts   Parallella, $99 "Linux Supercomputer" (with FPGA)

BigEd

7

18274

Thu Dec 22, 2016 9:19 am

BigEd

No unread posts   A Forth CPU on FPGA for homebrew GPS

BigEd

2

10358

Wed Nov 09, 2016 4:58 pm

BigEd

No unread posts   Multi-port Memory Controller

robfinch

4

11564

Thu Apr 28, 2016 4:22 am

robfinch

No unread posts   Small FPGA CPU

Arlet

11

18658

Wed Dec 09, 2015 4:42 am

Arlet

No unread posts   Clock Wars

robfinch

5

13345

Fri Feb 06, 2015 9:41 am

robfinch

No unread posts   Propeller 2 on FPGA

BigEd

0

8140

Sun May 25, 2014 10:59 am

BigEd

No unread posts   SPARCStation on FPGA

BigEd

0

8150

Tue May 20, 2014 7:47 pm

BigEd

 [ 29 topics ]  Go to page 1, 2  Next


Who is online

Users browsing this forum: CCBot and 0 guests


Jump to:  
Powered by phpBB® Forum Software © phpBB Group
Designed by ST Software